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Abstract—This paper deals with CMOS fractional-order 
inductance (FoL) simulator design and its utilization in 2.75th-
order Colpitts oscillator providing high frequency of oscillation. 
The proposed floating FoL is composed of two unity-gain current 
followers (CFs), two inverting voltage buffers, a transconductor, 
and a fractional-order capacitor (FoC) of order 0.75, while the 
input intrinsic resistance of CF is used as design parameter 
instead of passive resistor. The resulting equivalent inductance 
value of the FoL can be adjusted via order of FoC, which was 
emulated via 5th-order Foster II RC network and values 
optimized using modified least squares quadratic method. In 
frequency range 138 kHz – 2.45 MHz the L shows ±5 degree 
phase angle deviation. Theoretical results are verified by SPICE 
simulations using TSMC 0.18 μm level-7 LO EPI SCN018 CMOS 
process parameters with ±1 V supply voltages. 
Keywords—Colpitts oscillator; fractional-order capacitor; FoC; 
fractional-order inductor; FoL; fractional-order oscillator 
I. INTRODUCTION 
At present, the number of applications of fractional calculus 
rapidly grows. It is due to the fact that this powerful 
mathematical tool allows us to describe and model a real-world 
phenomenon more accurately than via classical “integer” 
methods. In general, most of the real-world phenomena are of 
fractional origin, however, for many of them the fractionality is 
insignificant. Typical issues solved in fractional-order domain 
are the voltage-current relation of a semi-infinite lossy 
transmission line [1], oscillation of the linear/non-linear 
system, where the oscillation gives the ideal response [2], 
impedance response of the tissues especially in bioengineering 
[3], robustness of the systems in control theory [4], 
synchronization of nonlinear fractional-order chaotic systems 
[5], and many others [6] (and references cited therein). Unless 
integer-order inductors or their emulators [6], fractional-order 
ones are not commercially available and need to be emulated 
through active building blocks [7], [8] or resistor-inductor 
networks [9]. Two most popular high-frequency oscillators 
employing inductors are the Colpitts and Hartley oscillators 
[10], [11] and both were investigated under some of the 
following design conditions in integer-order cases: (i) power 
consumption, (ii) supply voltage, (iii) transistor current density, 
(iv) sizing (area, aspect ratio, finger width), (v) inductance, (vi) 
quality factor, and (vii) considering the full models of the 
transistors available within the process design kit. However, in 
open literature, recently few studies are reported on fractional-
order Hartley oscillator [12], while there is no available 
fractional-order Colpitts oscillator at present. The mathematical 
definitions of the fractional-order oscillation criteria are known 
and already investigated [13]. The implementation of such 
oscillators evidently require the use of a fractional-order 
capacitor (FoC), which brings to researchers several design 
features such as possibility of changing the frequency of 
oscillation (FO) and condition of oscillation (CO). Therefore, 
this study aims to investigate the fractional-order case of 
Colpitts oscillator employing a compact CMOS fractional-
order inductance (FoL) simulator, in which the FoC with 
12 nFs−0.25 value is emulated via 5th-order Foster II RC 
network. The behavior of proposed FoL and Colpitts oscillator 
was verified by SPICE simulations.  
II. A FRACTIONAL-ORDER COLPITTS OSCILLATOR 
A. Introduction of the General Fractional Case 
The Colpitts oscillator is an LC oscillator, which contains a 
tuned tank circuit consisting of one inductor and two 
capacitors; the two capacitors therein are making a capacitive 
voltage divider. Colpitts oscillator implemented using two 
CMOS-based transconductors is shown in Fig. 1, wherein the 
three terminal LC networks are connected in such a manner 
that between two nodes of the three terminal LC circuits, a 
transconductor of gain –gm is connected, whereas the common 
node of the two capacitors is connected to ground [14]. 
Replacing the ideal capacitors Ci for i = {, } with FoCs  




Fig. 1. Voltage-mode Colpitts oscillator. 
The article is based on work from the COST Action CA15225, a network 
supported by COST (European Cooperation in Science and Technology). 
Research described in this paper was financed by the National Sustainability 
Program under grant no. LO1401 and by the Czech Science Foundation under 
grant no. 16-06175S. For the research, infrastructure of the SIX Center was 
used. 
 
Fig. 2. Proposed CMOS fractional-order inductance simulator including RC network emulating fractional-order capacitor. 
Z (s) = 1/(s
C), and FoL (Lγ) with impedance of Zγ (s) = s
γLγ, 
routine circuit analysis provides the following description of 
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Hence, the characteristic equation (CE) from (1) has the 
following general form: 
m
CE :
1 0.s RC C L s C L s RC s RC Rg            
       
(2) 
An ideal third-order Colpitts oscillator corresponds to 
setting α = β = γ = 1, which results in the well-known CO: 
gmR = C1/C2 and FO: ω = √1/(LCeff), where Ceff = C1C2/(C1+C2) 
and it can be proved from (1) and (2). 
B. Fractional-Order Inductor Case 
Considering C1 and C2 as integer-order capacitors (i.e. 
C  C1 and C  C2) and inductor L remains as a fractional-
order inductor, the general CE in (2) turns to: 
  2 11 2 1 1 2 mCE : 1 0,s RC C L s C L sR C C Rg
            (3) 
and substituting s = j therein, the derived CO and FO are 
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  (5) 
As it is evident, the proposed oscillator offers independent 
tuning of the frequency and condition of oscillation. 
III. REALIZATION OF PROPOSED CIRCUITS 
In analog electronics, due to the large silicon area, cost, and 
lack of electronically tunability, CMOS-based inductance 
simulators are used [15]. The CMOS implementation of the 
proposed FoL simulator is shown in Fig. 2. It consists from two 
inverting voltage buffers (IVBs), two unity-gain current 
followers (CFs), and one simple transconductor. In brief, for 
example IVB1 assuming that both NMOS work in saturation 
region, VTHN1 = VTHN2, +VDD = −VSS, and process 
transconductance parameters kN1 = kN2, voltage transfer can be 
described simply as Vout = –Vin. Thus, it behaves as a linear 
IVB without DC offset. In order to keep the M1 in saturation 
region the condition Vin < Vout + VTHN1 should be satisfied. Note 
that the M2 always operates in saturation region since its drain 
and gate terminals are connected. Considering CF± structures 
used in Fig. 2, it can be observed that both were designed by 
superposition of top PMOS sourcing mirrors and bottom 
NMOS sinking mirrors. However, from another viewpoint this 
configuration may be seen as a cascade of two CMOS inverters 
with the first one having shorted input and output. In general, 
CF± can be described as Vin = RCF_inkIin and Iout± = ±Iin for 
k = {1, 2}. Here, RCF_ink denotes intrinsic input resistance, 
which can be set via supply voltages. Finally, the current-
voltage relationship of used transconductor is Iout = gmVin. 
Detailed description of used active building blocks (ABBs) can 
be find in [16], while transistors main parameters obtained after 
re-design are listed in Table I.  
Considering described ABBs, one capacitor, and assuming 
matching condition gm = 1/RCF_in1, while RCF_ink  Rk', routine 
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, from which L = R1'R2'C. As it 
can be seen the equivalent inductance value is adjustable by 
order of the FoC (or phase). The Foster II structure has been 
used to realize the FoC with a fractional-order of γ = 0.75. 
Component values obtained via modified least squares 
quadratic (MLSQ) method. Parameters of both C0.75 and 





Fig. 3. Ideal and simulated (a) phase and (b) pseudo-capacitance responses of 
0.75-order fractional-order capacitor. 
IV. SIMULATION RESULTS 
The behavior of the ABBs used in CMOS implementation 
of the FoL simulator and subsequently in Colpitts oscillator in 
Figs. 1 and 2 have been verified by SPICE simulations with 
DC power supply voltages +VDD = –VSS = 1 V. In the design, 
transistors are modeled by the TSMC 0.18 μm level-7 LO EPI 
SCN018 CMOS process parameters (VTHN = 0.3725 V, 
N = 259.5304 cm
2/(Vs), VTHP = 0.3948 V, P = 109.9762 
cm2/(Vs), TOX = 4.1 nm) [17]. The aspect ratios of transistors 
in structures and their main parameters obtained with AC and 
DC analyses are listed in Table I. The equivalent intrinsic 
input resistance and the transconductance gain value are set 
gm  (1/Rk' + 1/RIVB_out)  835 A/V in order to fulfill the 
required parameter matching. 
In order to verify the workability of the proposed Colpitts 
oscillator employing FoL simulator shown in Fig. 2, first of all 
the phase and pseudo-capacitance response of the FoC with an 
order  = 0.75 and value Cγ = 12 nFs
−0.25 (300 pF 
@ 407.5 kHz), emulated via 5th-order Foster II RC  
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      and values optimized 
using MLSQ method, has to be evaluated. Fig. 3(a) shows that 
the constant phase zone of the FoC is from 30 kHz to 30 MHz 
with –67.5 degrees, which is proven by the fitting equations as 
an inset of the figure. To estimate the equivalent order γ (or 
phase), the magnitude data simulated are fitted to the function  
 
TABLE I.  BEHAVIOR OF CMOS TRANSCONDUCTOR, IVB, AND CF. 
Transconductor (gm) 
Parameter Value 
Transconductance gain gm Iout/Vin (A/V) 835 
Tracking error εgm @ go = 833 A/V () 0.002 
f3 dB @ gm (GHz) 7.195 
DC linearity for Vin (V) 0.535 
Rgm_in ()   
Rgm_out (k) || Cgm_out (fF) 64.44 || 6.42 
Inverting Voltage Buffer (IVB) 
Parameter Value 
Voltage gain Vout/Vin gain (o) 0.972 
Tracking error εo () 0.028 
f3 dB @ Vout/Vin (GHz) 17.152 
DC linearity Vout/Vin (V) 1  +0.445 
RIVB_in ()   
RIVB_out () 80.6 
Current Follower (CF) 
Parameter Value 
Current gains Iout+/Iin; Iout/Iin (oj) 0.982; 0.947 
Tracking errors εoj () 0.018; 0.053 
f3 dB @ Iout+/Iin; Iout/Iin (GHz) 1.138; 0.871 
DC linearity Iout+/Iin; Iout/Iin (A) ±944; ±333 
RCF_in (Rk') (k) 1.122 
RCF_out+ (k) || CCF_out+ (fF) 61.71 || 14.75 
RCF_out (k) || CCF_out (fF) 61.71 || 20.94 
 
TABLE II.  PARAMETERS OF C0.75 AND L0.75 EMULATORS IN FIG. 2. 
(NOTE: # IN 30 kHZ - 30 MHZ; ‡ IN 130 kHZ - 2.5 MHZ RANGES ) 
Component values (k) / (pF) 
R0 R1 R2 R3 R4 R5 C1 C2 C3 C4 C5 
51.1 3.48 0.261 0.909 13.3 0.01 130 51 82 240 91 
Total resistance (k) / capacitance (pF) 
69.06 594 
Spread of resistance / capacitance  
5 110 4.71 
C: Order (–) / phase (degree) / pseudo-capacitance (nF·sec
–1) 
0.75  /  –67.5  /  12 
C: Phase angle deviation
# (degree) / relative error# (%) 
±0.9  /  –1.35  0.6 
L: Order (–) / phase (degree) / pseudo-inductance (mH·sec
-1) 
0.75  /  67.5  /  17.3 
L: Phase angle deviation
‡ (degree) / relative error‡ (%) 
±5  /  3.7  8.7  
 
logZ = γlogf + log(2πj)γCγ. Similarly, the pseudo-capacitance 
with stable Cγ is shown in Fig. 3(b). Note that the phase angle 
deviation in given range is only ±0.9 degree, while the 
corresponding relative pseudo-capacitance error in same range 
varies from –1.35% to +0.6%. 
The performance of the proposed FoL simulator shown in 
Fig. 2 was also evaluated. Fig. 4 shows the effect of Cγ vs. γ 
on FoL magnitude. The simulated phase (pseudo)-inductance 
responses of 0.75 and integer-order inductance simulator are 
shown in Fig. 5. In this case the circuit was simulated with C 
and Cγ given above, which in fractional-order case 
theoretically resulted in Lγ_theor = 17.3 mHs
−0.25 and the 
simulated one has a value Lγ_sim = 18.4 mHs
−0.25. Considering 
±5 degree deviation in phase, the useful frequency range for 
L0.75 is about 138 kHz up to 2.45 MHz. Both 2.75
th and 3rd- 
 
 
Fig. 4. Effect of Cγ vs. γ on FoL magnitude. 
 
Fig. 5. Phase (left) and (pseudo)-inductance (right) responses of proposed 
0.75 and integer-order CMOS inductance simulator. 
 
Fig. 6. Simulated output voltage waveforms of the proposed 2.75th and  
3rd-order Colpitts oscillator. 
order Colpitts oscillator were designed with CMOS 
transconductance given in Table I and capacitor values were 
selected as C1 = C2 = 61 pF. The calculated oscillation start-up 
condition is R = 28.13 kΩ and the FO is f0_theor_fract = 1.3 MHz, 
while the simulated CO is R = 30 kΩ and FO is 1.58 MHz. On 
the other hand, the CO is 1.8 kΩ and FO is 1.26 MHz in 
integer-order case. The steady-state output voltage waveforms 
of both cases are depicted in Fig. 6. For the output the 
generated peak-to-peak value is 1.34 V and 1.06 V for 2.75th 
and 3rd-order, respectively, while the total harmonic distortion 
(THD) at the outputs are about 4.1% and 5.3% for the 
fractional and integer cases, respectively. 
V. CONCLUSION 
In this paper a fractional-order Colpitts oscillator design 
using a 0.75-order compact CMOS FoL simulator is presented. 
The Cγ with 12 nFs
−0.25 value was emulated via 5th-order 
Foster II RC network and values optimized using MLSQ 
method. The resulted pseudo-inductance value of the proposed 
FoL is Lγ = 18.4 mHs
−0.25 and its behavior and performance in 
oscillator was verified using SPICE simulations. Future work 
will be focused on experimental verification of the oscillator. 
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